º»¹®/³»¿ë
½ºÆ®¶óÀÌµå ¿¹Ãø±â ±¸¼ºµµ
±×¸² 7Àº ¸ðÇèÀû °»½Å ±â´ÉÀÌ Ãß°¡µÈ Á¦¾ÈÇÑ ½ºÆ®¶óÀÌµå ¿¹Ãø±âÀÇ ±¸¼ºµµÀÌ´Ù. ±×¸² 7ÀÇ (a)´Â ¿¹Ãø Å×ÀÌºí ¿£Æ®¸®ÀÇ ÇÊµå ±¸¼ºÀ» ³ªÅ¸³½´Ù. ű×(tag) Çʵå´Â PC·Î À妽ºµÈ ¿£Æ®¸®ÀÇ ¸ÅÄ¡ ¿©ºÎ¸¦ °ËÁõÇϱâ À§ÇÑ Çʵå·Î Å×À̺íÀÇ Å©±â¿¡ µû¶ó °¡º¯Àε¥ SimpleScalar ¸Ó½Å »ó¿¡¼ 8K ¿£Æ®¸®¸¦ °®´Â Å×À̺íÀÇ °æ¿ì 16 ºñÆ®°¡ µÈ´Ù. »óÅÂ(state) Çʵå´Â 3°¡ÁöÀÇ ¿¹Ãø »óŸ¦ Ç¥½ÃÇÏ´Â Çʵå·Î Ãʱâ»óÅÂ, ÀüÀÌ»óÅÂ, ¾ÈÁ¤ »óÅÂÀÇ °ªÀ» Ç¥½ÃÇϱâ À§ÇØ 2ºñÆ®·Î Ç¥ÇöµÈ´Ù. °ª(value) Çʵå´Â °¡Àå ÃÖ±ÙÀÇ ¸í·É ¼öÇà °á°ú °ªÀ» ÀúÀåÇϱâ À§ÇØ 32ºñÆ®°¡ ÇÊ¿äÇϰí, ½ºÆ®¶óÀ̵å Çʵå´Â ÃÖ±Ù µÎ ¸í·ÉÀÇ °á°ú °ªÀÇ Â÷¸¦ ÀúÀåÇϱâ À§ÇØ 32ºñÆ®·Î Ç¥ÇöµÈ´Ù. ¶ÇÇÑ ¿¡ÀÌÁö Ä«¿îÅÍ´Â ¸ðÇèÀû °»½ÅÀ» À§ÇØ µµÀÔµÈ Ä«¿îÅ͸ç, 5ºñÆ®¸¦ °®´Â´Ù.
16 ºñÆ®
2ºñÆ®
32ºñÆ®
32 ºñÆ®
5 ºñÆ®
2 ºñÆ®
ű×
»óÅÂ
°ª
½ºÆ®¶óÀ̵å
¿¡ÀÌÁö
Ä«¿îÅÍ
Ç÷¡±×
(a)
(b)
±×¸² 7. ½ºÆ®¶óÀÌµå ¿¹ÃøÀÇ (a) ¿¹Ãø Å×ÀÌºí ¿£Æ®¸®ÀÇ ÇÊµå ±¸¼º (b) ±¸¼ºµµ
Ç÷¡±× ÇÊ¡¦(»ý·«)
Âü°í¹®Çå
[1] D.Burger and T.Austin, `The Simplescalar Tool Set, Version 2.0`, Technical Report CS-RT-97-1342, University of Wisconsin, Madison, June 1997
[2] B.Calder, B.Reinman and D.Tullsen, `Selective Value Prediction`, Proceedings of the 26th International Symposium on Computer Architecture (ISCA-26), May 1999
[3] F.Gabbay, and A.Mendelson, `Speculative Execution Based on Value Prediction`, EE Department TR 1080, Technion-Israel Institute of Technology, Nov, 1996
[4] F.Gabbay, and A.Mendelson, `The Effect of Instruction Fetch Bandwidth on Value Prediction`, Proceedings of the 25th International Symposium on Computer Architecture (ISCA-25), p.272-281, 1998.
[5] J.Gonzalez and A.Gonzalez, `The Potential of Data Value Speculation to Boost ILP`, Proceedings of the International Conference on Supercomputing, 1998.
[6] T.Heil, Z.Smith, and J.Smith, `Improving Branch Predictors by Correlating on Data Values`, Proceedings of the 32nd International Symposium Microarchitecture (MICRO-32), Nov. 1999.
[7] J.Huang and D.Lilja, `Exploiting Basic Block Value Locality with Basic Block Reuse`, Proceedings of the 5th International Symposium on High Performance Computer Architecture (HPCA-5), 1999.
[8] M.Johnson, Superscalar Microprocessor Design, Prentice Hall, 1991
[9] Sang-Jeong Lee and P.Yew, `Decoupled Value Prediction on Trace Processors`, Proceedings of the 6th International Symposium on High Performance Computer Architecture (HPCA-6), 2000.
[10] Sang-Jeong Lee and P.Yew, `On Some Implementation Issue for Value Prediction on Wide-Issue ILP Processors,` International Conference on Parallel Architecture and Compilation Techniques (PACT 2000), Oct. 2000.
[11] Sang-Jeong Lee, and Pen-Chung Yew, `On Table Bandwidth and Its Update Delay for Value Prediction on Wide-Issue ILP Processors`, IEEE Transaction on Computers, Vol.50 No.8, Aug. 2001
[12] M.Lipasti, and J.Shen, `Exceeding th Limit via Value Prediction`, Proceedings of the 29th International Symposium on Microarchitecture (MICRO-29), Dec. 1996
[13] M.Lipasti, Value Locality and Speculative Execution, Ph.D. thesis, Carnegie Mellon University, April 1997.
[14] S.A.Mahlke, `Exploiting Instruction Level Parallelism in the Presence of Conditional Branches`, Ph.D dissertation, Department of Electrical and Computer Engineering, University of Illinois,Urbana, IL, 1996.
[15] R.Rakvic, B.Black, and P.Shen, `Completion Time Multiple Branch Prediction for Enhancing Trace Cache Performance`, Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA-27), June 2000.
[16] B. Rychlik, F.Faistl, B.Krug, A.Kurland, J.Jung, Miroslav, N.Velev, and Jshen, `Efficient and Accurate Value Prediction Using Dynamic Classification`, Technical Report of Microachitecture Research Team in Dept. of Electrical and Computer Engineering, Carnegie mellon Univ., 1992.
[17] B.Rychlik, J.Faistl, B.Krug, and J.Shen, `Efficacy and Performance Impact of Value Prediction,` Parallel Architectures and Compilation Techniques, Paris, Oct. 1998.
[18] T.Sato, `Analyzing Overhead of Reissued Instructions on Data Speculative Processors`, Workshop on Performance Analysis and its impact on Design Held in Conjunction with ISCA-25, 1998.
[19] Y.Sazeides, and J.Smith, `The Predicatability of Data Values`, Proceedings of the 30th International Symposium on Microarchitecture (MICRO-30), Dec. 1997.
[20] K.Skadron, M.Martonosi, and D.Clark. `Speculative Updates of Local and Global Branch History`
A Quantitative Analysis,` Journal of Instruction-Level Parallelism, vol.2, Jan. 2000.
[21] T.Sherwood and B.Calder, `Loop Termination Prediction`, Technical Report CS99-639 of University of California, San Diego, Dept. of Computer Science and Engineering, Dec. 1999
[22] K.Wang, M.Franklin, `Highly Accurate data value Predictions using Hybrid Predictor, `Proceedings of the 30th International Symposium on Microarchitecture (MICRO-30), Dec. 1997.
[23] T. Yeh and Y.Patt, `Two-Level Adaptive Branch Prediction,` Proceedings of the 24th International Symposium microarchitecture (MICRO-24), Nov. 1991.