ÆÄÀÏ
µ¥ÀÌÅͼ³°èÀÇ °³³ä.hwp
 
[Size :
28 Kbyte
]
ºÐ·®   2 Page
°¡°Ý  1,000 ¿ø
ÀÚ·á¼³¸í
VHDLÀÇ ÃâÇö¹è°æ°ú Ư¡, Çϵå¿þ¾î ¸ðµ¨¿¡ ´ëÇØ¼ Á¶»çÇÏ¿´½À´Ï´Ù.
[Àü»ê]µ¥ÀÌÅͼ³°èÀǰ³³ä1
¸ñÂ÷/Â÷·Ê
1. VHDL(Very High Speed Specific Integrated Circuit Hardware Discription Language) ÀÇ ÃâÇö ¹è°æ ¹× º¯È °úÁ¤
2. VHDLÀÇ Æ¯Â¡
3. VHDLÀÇ Çϵå¿þ¾î ¸ðµ¨
º»¹®/³»¿ë
2. VHDLÀÇ Æ¯Â¡
(1) VHDLÀÇ ÀåÁ¡
* Technology Independence and Public Availability
Ç¥ÁØ ¾ð¾î·Î »ç¿ëµÇ¹Ç·Î ´ëÁß¼ºÀ» ¶í´Ù. ´ëÁß¼ºÀ» ¶è´Ù´Â Àǹ̴ ÄÄÇ»ÅÍÀÇ °í¼öÁØ(highlevel) ¾ð¾î¿Í °°Àº ¼³°è ±â¼ú ¾ð¾î·Î½á Ç¥ÁØÈ°¡ ÀÌ·ç¾î Á³À¸¹Ç·Î CAD Åø ¹× Çϵå¿þ¾î¿¡ ¹«°üÇÑ ¼³°è°¡ °¡´ÉÇÏ´Ù.
* Design Methodology and Technology Support
¼³°è ¹æ¹ý ¹× ¼³°è ±â¼úÀÇ ´Ù¾ç¼º º¸Àå
´Ù¸¥ ¼³°è ¿ä±¸ »çÇ×À» °®´Â ¿©·¯ Á¶Á÷¿¡°Ô ¼³°è Áö¿ø °¡´É.
* Wide Range of Descriptive Capability
½Ã½ºÅÛÀÇ ´ëÇÑ high-levelÀÇ µ¿ÀÛ ±â¼ú°ú ±× ¸ðµ¨¿¡¼ Á¦°øÇÏ´Â subsystemÀÇ ±¸Çö±îÁö ´Ù¾çÇÑ ·¹º§¿¡ ´ëÇÑ µ¿ÀÛ ±â¼úÀÌ °¡´É
* Design Exchange and Re-use
Ç¥ÁØ ¾ð¾îÀ̹ǷΠǥÁØÀ» µû¸£´Â ¾î¶² ½Ã½ºÅÛ¿¡¼µµ VHDL ¸ðµ¨ÀÌ ½ÇÇà °¡´ÉÇÏ´Ù.
Interface(ÀÔÃâ·Â ¹× Çϵå¿þ¾îÀÇ À̸§)¿Í body(Çϵå¿þ¾îÀÇ µ¿ÀÛÀ» Ç¥½Ã)¸¦ ºÐ¸®½ÃÅ´À¸·Î½á ÇϳªÀÇ interface¸¦ ¿©·¯ body°¡ °øµ¿À¸·Î »ç¿ëÇÒ ¼ö ÀÖ´Ù
(2) VHDLÀÇ Ç¥Çö ´É·Â ¹× È®À强
* Ç¥Çö ¹æ¹ý
structural description(component instantiation(±¸¼º ¿ä¼Ò »ç·ÊÈ)¿¡ ÀÇÇÑ component(±¸¼º ¿ä¼Ò)ÀÇ ¿¬°á·Î ÀÌ·ç¾îÁö¸ç concur¡¦(»ý·«)